



P-Channel Enhancement-Mode MOSFET

Product Summary

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
-20	0.09 @ $V_{GS} = -10$ V	± 3.2
	0.16 @ $V_{GS} = -4.5$ V	± 2.4



*Source Pins 2, 3, 6 and 7 must be tied common.

P-Channel MOSFET

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150^\circ\text{C}$) ^a	I_D	± 3.2	A
		± 2.5	
Pulsed Drain Current	I_{DM}	± 20	A
Continuous Source Current (Diode Conduction) ^a	I_S	-1.7	
Maximum Power Dissipation ^a	P_D	1.5	W
		1.0	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R_{thJA}	83	°C/W

Notes

a. Surface Mounted on FR4 Board, $t \leq 10$ sec.







Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1803.

Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-1.0			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
		$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$			-5	
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	-14			A
		$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-2.5			
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = -10 \text{ V}, I_D = 3.2 \text{ A}$		0.065	0.09	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = 2.0 \text{ A}$		0.11	0.16	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -3.2 \text{ A}$		4.0		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -1.7 \text{ A}, V_{GS} = 0 \text{ V}$		-0.9	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -3.2 \text{ A}$		14	25	nC
Gate-Source Charge	Q_{gs}			2.5		
Gate-Drain Charge	Q_{gd}			3.5		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -10 \text{ V}, R_L = 10 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		21	40	ns
Rise Time	t_r			12	25	
Turn-Off Delay Time	$t_{d(\text{off})}$			12	30	
Fall Time	t_f			11	20	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -1.7 \text{ A}, \text{di/dt} = 100 \text{ A}/\mu\text{s}$		50	100	

Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

Typical Characteristics (25°C Unless Otherwise Noted)

Si6447DQ**Typical Characteristics (25°C Unless Otherwise Noted)**